

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 02/08/2005

APPLICATION NO.	FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/912,523	07/26/2001		jin-oH Kwag	06192.0247.NPUS00	6316
23345	7590	02/08/2005		EXAM	INER
MCGUIRE		LLP	NGUYEN, KEVIN M		
1750 TYSONS BLVD SUITE 1800				ART UNIT	PAPER NUMBER
MCLEAN, V	/A 22102			2674	

Please find below and/or attached an Office communication concerning this application or proceeding.

· · · · · · · · · · · · · · · · · · ·	Application No.	Applicant(s)					
Office Action Summary	09/912,523	KWAG, JIN-OH					
• • • • • • • • • • • • • • • • • • •	Examiner	Art Unit					
The MAILING DATE of this communi	Kevin M. Nguyen	2674					
Period for Reply	cauon appears on the cover sheet wit	n the correspondence address					
A SHORTENED STATUTORY PERIOD FOR THE MAILING DATE OF THIS COMMUNI - Extensions of time may be available under the provisions after SIX (6) MONTHS from the mailing date of this comm - If the period for reply specified above is less than thirty (30 - If NO period for reply is specified above, the maximum states a Failure to reply within the set or extended period for reply Any reply received by the Office later than three months a earned patent term adjustment. See 37 CFR 1.704(b).	CATION. of 37 CFR 1.136(a). In no event, however, may a re unication. d) days, a reply within the statutory minimum of thirty tutory period will apply and will expire SIX (6) MONT will, by statute, cause the application to become ABA	ply be timely filed (30) days will be considered timely. (HS from the mailing date of this communication. ANDONED (35 U.S.C. § 133).					
Status							
1) Responsive to communication(s) file	d on <i>R.C.E. 10/19/2004</i> .						
· <u>· · · · · · · · · · · · · · · · · · </u>	,						
3) Since this application is in condition	, 						
Disposition of Claims							
4) Claim(s) 1-3,5 and 7-26 is/are pending 4a) Of the above claim(s) is/are 5) Claim(s) is/are allowed. 6) Claim(s) 1-3,5 and 7-26 is/are rejected to. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restrict	e withdrawn from consideration.						
Application Papers							
9) The specification is objected to by the 10) The drawing(s) filed on is/are: Applicant may not request that any object Replacement drawing sheet(s) including 11) The oath or declaration is objected to	a) accepted or b) objected to bettion to the drawing(s) be held in abeyand the correction is required if the drawing(s)	ce. See 37 CFR 1.85(a). s) is objected to. See 37 CFR 1.121(d).					
Priority under 35 U.S.C. § 119							
12) △ Acknowledgment is made of a claim f a) △ All b) ☐ Some * c) ☐ None of: 1. △ Certified copies of the priority of 2. ☐ Certified copies of the priority of 3. ☐ Copies of the certified copies of application from the Internation * See the attached detailed Office action	documents have been received. documents have been received in Ap of the priority documents have been r nal Bureau (PCT Rule 17.2(a)).	oplication No received in this National Stage					
	Tor a list of the certified copies flot i	occived.					
Attachment(s)	"□ <u> </u>	(DTO 440)					
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PT 3) Information Disclosure Statement(s) (PTO-1449 or F Paper No(s)/Mail Date 		/Mail Date ormal Patent Application (PTO-152)					

Application/Control Number: 09/912,523 Page 2

Art Unit: 2674

DETAILED ACTION

Request for Continued Examination

- 1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 10/19/2004 has been entered. An action on the RCE follows:
- 2. Claims 4, 6 are cancelled, claims 1-3, 5, 7-15 and 25 are amended, and claims 1-3, 5 and 7-26 are currently pending in the application. An action follows below:

Claim Objections

3. Claims 7-10 are objected to because of uncompleted claims:

Claims 7-10 are depended on claim 6 which has been cancelled. For the purpose of the rejection, claims 7-10 are supposed to depend on claim 5.

Appropriate correction is required.

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

4. Claim 14 is rejected under 35 U.S.C. 112, second paragraph, as being inconsistent.

Claim 14 recites " 0.5μ s to about 5μ s." However, the specification only discloses "the first interval is within 0.5 ms - 5ms" at page 4, lines 9-18.

Application/Control Number: 09/912,523

Art Unit: 2674

This limitation contains various inconsistencies and/or ambiguities so that the Examiner is unable to understand how different between 0.5μ s to about 5μ s and 0.5 ms - 5ms.

- 5. Claim 15-26 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.
- 6. As to claim 15, the underline below show that it is undefined in the figure and in the specification as follow:

"a data line for transmitting a first data voltage and <u>a second data voltage</u>," line 3;

"<u>a second switching element</u> connected to <u>the second gate line</u> and the data line..." lines 6-7;

"a second liquid crystal capacitor connected to the second switching element," line 9;

"a storage capacitor connected between the second liquid crystal capacitor..." line 10;

"a gate driver applying the first and the second data voltages to the data line" line 12;

Base on fig. 5, assume that the gate line Vg(n-1) has first, second, third, and fourth voltages. How many voltage levels are there in the gate line Vg(n) associated with how many interval, respectively.

These limitations contain various inconsistencies and/or ambiguities so that the Examiner is unable to understand the entire limitations of claim 15.

Art Unit: 2674

7. As to claim 16, it is not clear what the Applicant means "the first switching element and the second switching element turn on by the second voltage and turn off by the fourth voltage," line 1-3. However, Fig. 3 shows only one switching element. There is no second switching element.

This limitation contains various inconsistencies and / or ambiguities so that the Examiner is unable to understand where is the second switching element to turn on by the second voltage and turn off by the fourth voltage.

8. As to claim 17, it is not clear what the Applicant means "the third voltage of the gate signal applied to the first gate line is higher than the fourth voltage when the first data voltage is higher than the common voltages, and the third voltage of the gate signal applied to the first gate line is lower than the fourth voltage when the first data voltage is lower than the common voltages," lines 3-6, i.e, there are totally five waveforms (a), (b), (c), (d) and (e) (see figure 5). Basically, each of waveform corresponds to one common voltage Vcom (c). However, Fig. 5 shows that five waveforms (a), (b), (c), (d) and (e) corresponding to one common voltage Vcom (c) is not corrected.

This limitation contains various inconsistencies and/or ambiguities so that the Examiner is unable to understand how five waveforms (a), (b), (c), (d) and (e) corresponding to one common voltage Vcom (c).

- 9. Claims 18-24 are depended on claim 15, the reasons are set forth above.
- 10. As to claim 25, recited in lines 1-15 of claim 25, referring to the rejection of claim 15 above.

Recited in lines 16-19 of claim 25, it is not clear what the Applicant means "the gate signal has the first, second, and third voltage during first, second, and third interval, respectively, and the first voltage turns on the first the second switching elements the second voltage turns off the first and the second switching elements". However, Fig. 3 shows only one switching element, there is no second switching element. Furthermore, the specification describes "T1 is a reset interval, T2 is a gate-on interval, and T3 is an overshoot interval," at page 12, line 8-9.

This limitation contains various inconsistencies and/or ambiguities so that the Examiner is unable to understand how the first voltage in the reset interval T1 turns on the switching element. The second voltage in the gate-on interval T2 turns off the switching element.

Recited in lines 19-21 of claim 15, it is not clear what the Applicant means "third interval precedes the first time interval, and a polarity of the third voltage with respect to the second voltage is the same a polarity of the data voltage with respect to the common voltage."

Fig. 5 and fig. 7 show the overshoot interval is after the gate-on interval. This limitation contains various inconsistencies and/or ambiguities so that the Examiner is unable to understand how third interval precedes the first time interval.

Basically, each of waveform corresponds to one common voltage Vcom or 0 volt.

Examiner could not determine Vcom belonging to waveform (b) Vp or (c) Vg(n) see figure 5.

Application/Control Number: 09/912,523 Page 6

Art Unit: 2674

This limitation contains various inconsistencies and/or ambiguities so that the Examiner is unable to understand how a polarity of the third voltage with respect to the second voltage is the same a polarity of the data voltage with respect to the common voltage.

11. Claim 26 is depended on claim 25, the reasons are set forth above.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 12. Claims 1-3, 5 and 7-13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Okumura et al (US 6,115,018) in view of Maltese et al (US 5,841,419).
- 13. As to claims 1, 5, Okumara et al teaches a liquid crystal display LCD device associated with a method, the LCD device comprising:
 - a. A control signal generator 22 inputs a sync signal, inherent a clock signal a signal line driver inputs a RGB data (see fig. 3) which defined the timing control circuit.
 - b. A gate line driver 23 (a gate driver, fig. 3) applies gate signal voltage pulses (stepped-wave patterns gate voltage, fig. 5A and 5B).
 - c. A signal line driver 21 (a data driver, fig. 3).

Application/Control Number: 09/912,523

Art Unit: 2674

d. The gate voltage that turned on the TFT 14 defined the gate-on (see fig. 4 and 5A).

Page 7

Okumara et al teaches all of the claimed limitation of claim 1, except for "a reset interval..., and an overshoot interval..."

Maltese teaches a related a liquid crystal display LCD device associated with a method, the LCD device comprising: the second pulse is erasing the previous image (reset period), while the third pulse is the compensation pulse. The subsequent control voltages show the control window 2 associated to voltage 1. The data voltage segments employed in each control window on an expanded time scale: case 4 corresponding to control of a white pixel (maximum light transmission), and case 5, corresponding to control of black pixel (minimum light transmission) (col. 8, lines 33-43).

A last pulse has their peak amplitude of the row voltage (overshoot interval, col. 7, lines 25-27).

It would have been obvious to a person of ordinary skill in the art at the time of the invention to modify Okumara's the step-wave pattern gate voltage including erase pulse period and the peal amplitude period of the row voltage, in view of the teaching in the Maltese's reference because this would provide the maximum operation speed of the panel at taught by Maltese (col. 6, lines 52-55).

- 14. As to claims 2, 3, 11, 12, Maltese teaches extreme shades corresponding to white and to black (col. 7, lines 38).
- 15. As to claim 7, Okumura et al teaches gate voltages having the same polarity in K+1 field (see fig. 5A).

- 16. As to claim 8, Maltese teaches the last to pulses are consecutive and opposite polarities (col. 5, lines 11-12).
- 17. As to claim 9, Maltese teaches all pulse having the absolute value of the integral of the voltage with respect to time (col. 5, lines 13-14). Duration 12 and 12 microseconds with amplitude of 48 volts in connection with the last two levels having been employed (col. 8, lines 65-67, the voltage in the overshoot interval). Thus, the range ±3V to ±10V is in the range of ±0V to ±48V for the overshoot interval, (0 voltage is respect of the ground level voltage or common voltage).
- 18. As to claim 10, Maltese teaches duration 12 and 12 microseconds with amplitude of 48 volts in connection with the last two levels having been employed (col. 8, lines 65-67, the voltage in the overshoot interval). Thus, the overshoot interval is doubles.
- 19. As to claim 13, Maltese teaches from left to right in the figure 1, duration of 64, 112, 80, and 32 microseconds with amplitude of 23 volts (col. 8, lines 62-64). All pulse having the absolute value of the integral of the voltage with respect to time (col. 5, lines 13-14). Thus, the range ±3V to ±10V is in the range of ±0V to ±23V of the reset interval, (0 voltage is respect of the ground level voltage or common voltage).

Conclusion

20. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kevin M. Nguyen whose telephone number is 703-305-6209. The examiner can normally be reached on MON-THU from 8:00-6:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Patrick N. Edouard can be reached on 703-308-6725. The fax phone

Art Unit: 2674

number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the Patent Application Information Retrieval system, see http://portal.uspto.gov/external/portal/pair. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Kevin M. Nguyen Patent Examiner Art Unit 2674

KMN February 1st, 2005

> XIAO WU PRIMARY EXAMINER

